We report the first demonstration of strained-SiGe n-channel fieldeffect transistors (nFETs) featuring silicon source and drain (S/D) stressors. Silicon S/D, which is lattice-mismatched with respect to the SiGe channel, was employed to induce uniaxial tensile strain in the SiGe channel, leading to enhancement in electron mobility. Device fabrication employed a novel Ge-condensation technique that formed Si 0.75 Ge 0.25 -On-Insulator (SGOI) substrates with excellent surface quality. Transistors with gate length L G down to 70 nm were fabricated. At L G = 70 nm, uniaxial tensile strainedSiGe channel nFETs show 36% higher linear drain current and 20% higher saturation drive current over control SiGe channel devices..
INTRODUCTION
Uniaxial strain has been employed to enhance carrier mobility and drive current I Dsat in Si-channel transistors [1] - [2] . SiGe source/drain (S/D) induces compressive strain in Si pFET for hole mobility enhancement [2] , and SiC S/D induces tensile strain in Si nFET for electron mobility enhancement [3] . For transistors employing high mobility Group-IV semiconductors/alloys like Ge and SiGe as channel materials, there is little work on channel strain engineering using lattice-mismatched S/D stressors for further mobility enhancement. In this work, we focus on SiGe-oninsulator (SGOI) nFETs and report the first incoporation of Si raised source/drain (RSD) regions to induce uniaxial tensile strain in the SiGe-channel region for I Dsat enhancement. Due to its lattice mismatch with the SiGe, the Si S/D region induces lateral tension and vertical compression in the SiGe channel, leading to electron mobility enhancement.
3.
DEVICE FABRICATION Fig. 1 shows the cross-sections of SGOI nFET device structures fabricated in this work: (a) control SGOI nFET with raised SiGe source/drain, (b) strained SGOI nFET with raised Si S/D regions. 8-inch silicon-on-insulator (SOI) substrates with 35 nm thick Si and (001) surface orientation were used as the starting materials. A strained Si 0.88 Ge 0.12 layer with an initial thickness t i of 73 nm was pseudomorphically grown on each SOI substrate by ultrahigh vacuum chemical vapor deposition (UHV-CVD). A novel cyclic dry thermal oxidation and anneal process was employed for Ge condensation. The cyclic process facilities Ge diffusion, reduces Ge pile-up, and improves compositional uniformity in the SiGe layer. SGOI substrates with Ge content of up to 60% could be formed, as illustrated in Fig. 2 . 
RESULTS AND DISCUSSION
Taurus-Process simulator was used to study the stress distribution in the Si 0.75 Ge 0.25 channel region that arises from the integration of Si S/D regions. shows that the lateral strain ε xx is the most compressive in the vicinity of the Si S/D stressor, and decreases with increasing depth.
Tensile strain is developed in the SiGe channel, which is key for electron mobility enhancement.
The I DS -V DS characteristics of typical 70 nm gate length transistors with the [110] channel orientation are illustrated in Fig. 8 . For the strained SGOI nFET with raised Si S/D regions, a 20% I Dsat enhancement over the control device at a gate over-drive (V G -V t ) of 1.0 V is achieved. The I DS -V GS characteristics of the devices are shown in Fig. 9 . The transconductance G m of the strained SGOI nFET at V DS = 50mV is 49% higher than that of the control (Fig.  10) , indicating mobility enhancement contributed by the Si S/D stressor. Fig. 11 plots the G m enhancement as a function of gate length. I Dsat enhancement is observed for devices L G smaller than ~200 nm (Fig. 12 ). Fig. 13 shows the V t roll-off for the devices, showing similar DIBL characteristics. Fig. 14 shows that due to larger volume of Si stressor with increasing device width, the drive current as well as strain induced enhancement generally increases. This could be related to the dependence of channel strain on the size of the active region. Fig. 15 examines the dependence of I Dsat on channel direction or orientation. A plan view of device channel direction on the (001) surface is outlined in the inset of Fig. 15 . The larger enhancement in the drive current, along [010] channel is attributed to the preferential anisotropic electron population at the 4-fold valley which results in smaller conductivity mass and higher mobility enhancement [5] .
CONCLUSION
A strained SiGe-on-insulator nFET with Si S/D regions was demonstrated. We demonstrate the first use of lattice-mismatched Si S/D regions as stressors to induce lateral uniaxial tensile strain in the SiGe channel, therefore improving the electron mobility. Substantial I Dsat enhancement was observed. The I Dsat of tensile strained SGOI nFET shows dependency on channel orientations.
[010]-oriented nFETs shows the best performance. The use of lattice-mismatched S/D stressors in transistors employing group-IV high mobility channel materials could enable significant speed improvements.
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